gdkchan
|
028a9f99ab
|
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
|
2018-02-17 18:06:11 -03:00 |
|
gdkchan
|
2e71b0dcb2
|
Made initial implementation of the thread scheduler, refactor Svc to avoid passing many arguments
|
2018-02-13 23:43:08 -03:00 |
|
gdkchan
|
c1198d7816
|
Add FVCTZS (fixed point variant) and LD1 (single structure variant) instructions
|
2018-02-09 00:26:20 -03:00 |
|
gdkchan
|
976155406e
|
Removed parts of the MMU functionality to use memory directly (faster, but potentially more dangerous, WIP), also changed the Shl/Sshr immediate instructions to use IL instead of calling the method
|
2018-02-07 13:44:48 -03:00 |
|
gdkchan
|
2746fa3d5d
|
Improve access to system registers by using properties, also use exclusive region granularity on exclusive load/stores, and ensure that acquires without releases won't hold the address forever, remove unused ALU rev method
|
2018-02-06 12:15:08 -03:00 |
|
gdkchan
|
b7e1d9930d
|
aloha
|
2018-02-04 20:08:20 -03:00 |
|