5 commits

Author	SHA1	Message	Date
gdkchan	9d21945ccf	Add FDIV (vector) instruction	2018-02-20 16:04:22 -03:00
gdkchan	ab6043ed6d	Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions	2018-02-20 14:39:03 -03:00
gdkchan	1e37e0b1f5	Add MLS (vector) instruction, fix mistake introduced on last commit	2018-02-18 02:13:42 -03:00
gdkchan	d965ccc4ba	Add FCVTAS and FCVTAU instructions	2018-02-17 18:59:37 -03:00
gdkchan	028a9f99ab	CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements	2018-02-17 18:06:11 -03:00