mirror of
https://git.ryujinx.app/ryubing/ryujinx.git
synced 2025-07-27 10:17:11 +02:00
Move solution and projects to src
This commit is contained in:
parent
cd124bda58
commit
cee7121058
3466 changed files with 55 additions and 55 deletions
28
src/ARMeilleure/Decoders/OpCodeSimdMemImm.cs
Normal file
28
src/ARMeilleure/Decoders/OpCodeSimdMemImm.cs
Normal file
|
@ -0,0 +1,28 @@
|
|||
namespace ARMeilleure.Decoders
|
||||
{
|
||||
class OpCodeSimdMemImm : OpCodeMemImm, IOpCodeSimd
|
||||
{
|
||||
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCodeSimdMemImm(inst, address, opCode);
|
||||
|
||||
public OpCodeSimdMemImm(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
||||
{
|
||||
Size |= (opCode >> 21) & 4;
|
||||
|
||||
if (Size > 4)
|
||||
{
|
||||
Instruction = InstDescriptor.Undefined;
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
// Base class already shifts the immediate, we only
|
||||
// need to shift it if size (scale) is 4, since this value is only set here.
|
||||
if (!WBack && !Unscaled && Size == 4)
|
||||
{
|
||||
Immediate <<= 4;
|
||||
}
|
||||
|
||||
Extend64 = false;
|
||||
}
|
||||
}
|
||||
}
|
Loading…
Add table
Add a link
Reference in a new issue